Main Content

Wireless HDL Toolbox

Design and implement 5G and LTE communications subsystems for FPGAs, ASICs, and SoCs

Wireless HDL Toolbox™ (formerly LTE HDL Toolbox™) provides pre-verified, hardware-ready Simulink® blocks and subsystems for developing 5G, LTE, WLAN, satellite and custom OFDM-based wireless communication applications. It includes reference applications, IP blocks, and gateways between frame- and sample-based processing.

You can modify the reference applications for integration into your own design. HDL implementations of the toolbox algorithms are optimized for efficient resource usage and performance for prototyping or for production deployment on FPGA, ASIC, and SoC devices.

The toolbox algorithms are designed to generate readable, synthesizable code in VHDL® and Verilog® (with HDL Coder™). For over-the-air testing of 5G, LTE, and custom OFDM-based designs, you can connect transmitter and receiver models to radio devices (with Communications Toolbox™ hardware support packages).

Get Started

Learn the basics of Wireless HDL Toolbox

Model Architecture

Set up model for designing wireless communications hardware systems with streaming sample interface

HDL-Optimized System Design

Choose algorithms for wireless communications hardware system design

5G Reference Applications

Integrate prebuilt and verified 5G NR transmitter and receiver subsystems into system design

LTE Reference Applications

Integrate prebuilt and verified LTE transmitter and receiver subsystems into system design

Satellite Communications Reference Applications

Integrate prebuilt and verified satellite communications transmitter and receiver subsystems into system design

WLAN Reference Applications

Integrate prebuilt and verified WLAN transmitter and receiver subsystems into system design

Custom Communications Systems Reference Applications

Integrate prebuilt and verified custom transmitter and receiver subsystems into system design

HDL Code Generation and Deployment

Generate HDL code using HDL Coder, verify using HDL Verifier™, and prototype using hardware support packages